

**TWO DAYS WORKSHOP  
ON**

**Real Time Signal & Image Processing  
Using Xilinx VIVADO system generator  
and Simulation of physical layer in  
communication**

**15<sup>th</sup> & 16<sup>th</sup> September 2016**

**Registration Form**

Name : .....

Gender : MALE/FEMALE

Qualification : .....

Designation : .....

Department : .....

Institution : .....

Address for Communication:

.....

.....

..... PIN: .....

E-Mail : .....

Phone (Off.) : .....

Mobile No. : .....

DD No. & Date:.....

Name of the Bank : .....

Accommodation required? YES/NO

**DECLARATION:**

I declare that all the details furnished above are true to the best of my knowledge and I agree to abide by the rules and regulations of the programme.

Date:

Place:

Signature of the Applicant:

Forwarded/Recommended:

Signature with seal of Head of the  
Institution/Organization

**ADDRESS FOR CORRESPONDENCE**

The Head of the Department,  
Department of ECE,  
St. Joseph's Institute of Technology,  
Old Mamallapuram Road,  
Chennai – 600119, Tamil Nadu.

**Email:**

**[stjosephscoreel2016@gmail.com](mailto:stjosephscoreel2016@gmail.com)**

**Mobile:** 9445836031, 9944987555

**Phone:** 04424503132

**Fax:** 044-24503133

**Email:** stjosephstechnology@gmail.com

**TWO DAYS WORKSHOP  
ON**

**“Real Time Signal & Image Processing  
Using Xilinx VIVADO system generator  
and Simulation of physical layer in  
communication”**

**15<sup>th</sup> & 16<sup>th</sup> September 2016**

*Organized by*



**Department of  
Electronics & Communication Engineering  
St. Joseph's Institute of Technology  
(St. Joseph's Group of Institutions)  
OMR, Chennai-119.**



**In association with**



**CoreEL Technologies India Pvt. Ltd.**



## ABOUT THE INSTITUTION

St. Joseph's Institute of Technology, St. Joseph's Group of Institution started in the year 2011. It is a Christian minority institution with six UG streams viz B.E – ECE, CSE, EEE, MECH, CIVIL & B.Tech IT. The college has best infrastructure including auditorium, mess halls, administrative block, labs, classrooms and hostels covering a total area of 10 lakhs sq.ft.

Our college is one of the leading Engineering colleges that focus not only in knowledge but also in good ethics to the budding engineers of the future of India.

## ABOUT THE DEPARTMENT

Department of Electronics and Communication Engineering was started in August 2011 with a sanctioned intake of 60 and increased to 120 during the academic year 2012- 2013. IEEE Student branch is very active with 210 student membership and 02 professional memberships. The department is well equipped with all electronics and communication laboratories which include RF & Microwave, Optical, Signal Processing, Networks and VLSI Lab. Faculty members in our department plays vital role in guiding students & also involved in IETE Student Chapter as Co-ordinator.

## ABOUT THE CoreEL TECHNOLOGIES

CoreEL Technologies is a Customer Application Specific Product & Solutions company offering INNOVATIVE solutions, which ranges across Intellectual Property (IP) cores, Design & Development, Bespoke System Design & Prototype Development, Next-Gen Digital products, Integrated solutions, Low Volume Manufacturing, System Upgrades and Obsolescence management, EDA tools, COTS

products, Semiconductor solutions and Technology Training. CoreEL is a leading developer of advanced electronic system level products and solutions to three primary markets – Aerospace & Defence, Digital Media Broadcast and Universities & Institutions of higher learning.

## ABOUT THE PROGRAMME

We are happy to inform you that our college is organizing a National Level workshop on “**Real Time Signal & Image Processing Using Xilinx VIVADO system generator and Simulation of physical layer in communication**” in our college premises. We regularly organize workshop to give exposure on new technological developments in different fields of Electronics and Communication Engineering.

This workshop focuses on hands on experience in the field of

- Xilinx VIVADO System.
- FPGA implementation for DSP & Image, Video processing.
- Physical layer Design.
- Optimization Techniques.

**Eligibility:** Academicians, Research Scholars and PG students.

## RESOURCE PERSON

**Mr. M G. Chandrashekar,**

*Application Engineer,*

**Mr. G. Prakash,**

*Technical Support Specialist,*

*Mathworks Products,*

*CoreEL Technologies India Pvt. Ltd.*

## ORGANIZING COMMITTEE

### PATRONS

**Dr. B. BABU MANOHARAN,**  
**M.A., M.B.A., Ph.D.,**  
**Managing Director**

**Mr. B. SHASHI SEKAR, M.Sc.**  
**Chief Executive Officer**

**Dr. P. RAVICHANDRAN, M.Tech., Ph.D.,**  
**Principal**

### CONVENERS

Dr. C.Gnana Kousalya M.E., Ph.D.,  
Dr.G.Rohini M.E., Ph.D.,

### CO-ORDINATORS

Mrs.S.Tephillah M.E., (Ph.D.)  
Mr.S.Sevagan M.Tech  
Ms.D.Pradishta M.E.

**VENUE:** *Conference Hall*

### IMPORTANT DATES

Last date for Registration: **04-09- 2016**

Intimation of Selection : **07-09- 2016**

Registration fee : **Rs.750/-**

The fee should be paid only through DD drawn in favour of ‘**St.Joseph's Institute of Technology**’ payable at ‘**Chennai**’ from any Nationalized Bank.